Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (previously presented) An apparatus comprising:

a storage circuit coupled to a prefetcher to store a plurality of prefetch addresses, the plurality of prefetch addresses corresponding to most recent access requests from a processor, the prefetcher generating an access request to a memory when requested by the processor; and

a canceler coupled to the storage circuit and the prefetcher to cancel the access request when the access request matches to at least P of the stored prefetch addresses, P being a non-zero integer, the canceler including a gating circuit to disable the access request to the memory when the access request is canceled.

2. (original) The apparatus of claim 1 wherein the storage circuit comprises:

a storage element to store the plurality of prefetch addresses from the most recent access requests by the processor, the storage element being one of a queue with a predetermined size and a content addressable memory (CAM).

3. (original) The apparatus of claim 2 wherein the queue comprises:

a plurality of registers cascaded to shift the prefetch addresses each time the processor generates an access request.

4. (original) The apparatus of claim 3 wherein the canceler comprises:

a matching circuit to match a current prefetch address associated with the access request with the stored prefetch addresses.

5. (original) The apparatus of claim 4 wherein the canceler further comprises:

a cancel generator coupled to the matching circuit to generate a cancellation request to the prefetcher when the current prefetch address matches to the at least P of the stored prefetch addresses.

Docket No: 042390.P10571 Page 2 of 10 TVN/tn

- 6. (original) The apparatus of claim 4 wherein the matching circuit comprises: a plurality of comparators to compare the current prefetch address with each of the stored prefetch addresses.
- 7. (original) The apparatus of claim 4 wherein the matching circuit comprises: a plurality of comparators to compare the current prefetch address with contents of the plurality of registers, the comparators generating comparison results.
- 8. (original) The apparatus of claim 7 wherein the cancel generator comprises: a comparator combiner coupled to the comparators to combine the comparison results, the combined comparison results corresponding to the cancellation request.
- 9. (original) The apparatus of claim 2 wherein the canceler comprises:
 a matching circuit having an argument register to store the current prefetch address for matching with entries of the CAM.
- 10. (original) The apparatus of claim 9 wherein the canceler further comprises:
 a cancellation generator to generate a match indicator when the current prefetch address
 matches at least P of the entries, the match indicator corresponding to the cancellation request.
 - 11. (previously presented) A method comprising:

storing a plurality of prefetch addresses in a storage circuit, the plurality of prefetch addresses corresponding to most recent access requests from a processor, the prefetcher generating an access request to a memory when requested by the processor; and

canceling the access request when the access request matches to at least P of the stored prefetch addresses, P being a non-zero integer; and

disabling the access request to the memory by a gating circuit when the access request is canceled.

12. (original) The method of claim 11 wherein storing comprises:

Docket No: 042390.P10571 Page 3 of 10 TVN/tn

storing the plurality of prefetch addresses in one of a queue with a predetermined size and a content addressable memory (CAM).

13. (original) The method of claim 12 wherein storing the plurality of prefetch addresses in the queue comprises:

storing the plurality of prefetch addresses in a plurality of registers cascaded to shift the prefetch addresses each time the processor generates a prefetch request.

- 14. (original) The method of claim 13 wherein canceling comprises:
 matching a current prefetch address associated with the access request with the stored prefetch addresses.
- 15. (original) The method of claim 14 wherein canceling further comprises: generating a cancellation request to the prefetcher when the current prefetch address matches to the at least P of the stored prefetch addresses.
 - 16. (original) The method of claim 14 wherein matching comprises: comparing the current prefetch address with each of the stored prefetch addresses.
- 17. (original) The method of claim 14 wherein matching comprises: comparing the current prefetch address with contents of the plurality of registers, the comparators generating comparison results.
- 18. (original) The method of claim 17 wherein generating the cancellation request comprises:

combining the comparison results, the combined comparison results corresponding to the cancellation request.

19. (original) The method of claim 12 wherein canceling comprises: storing the current prefetch address in an argument register for matching with entries of the CAM.

Docket No: 042390.P10571 Page 4 of 10 TVN/tn

20. (original) The method of claim 9 wherein canceling further comprises: generating a match indicator when the current prefetch address matches at least P of the entries, the match indicator corresponding to the cancellation request.

21. (previously presented) A system comprising:

a processor to generate prefetch requests;

a memory to store data; and

a chipset coupled to the processor and the memory, the chipset comprising:

a prefetcher to generate an access request to the memory when requested by the processor;

a prefetch monitor circuit coupled to the prefetcher, the prefetch monitor circuit comprising:

a storage circuit coupled to the prefetcher to store a plurality of prefetch addresses, the plurality of prefetch addresses corresponding to most recent access requests from the processor; and

a canceler coupled to the storage circuit and the prefetcher to cancel the access request when the access request matches to at least P of the stored prefetch addresses, P being a non-zero integer, the canceler including a gating circuit to disable the access request to the memory when the access request is canceled.

22. (original) The system of claim 21 wherein the storage circuit comprises:
a storage element to store the plurality of prefetch addresses from the most recent access

requests by the processor, the storage element being one of a queue with a predetermined size and a content addressable memory (CAM).

23. (original) The system of claim 22 wherein the queue comprises:

a plurality of registers cascaded to shift the prefetch addresses each time the processor generates an access request.

24. (original) The system of claim 23 wherein the canceler comprises:

Docket No: 042390.P10571 Page 5 of 10 TVN/tn

a matching circuit to match a current prefetch address associated with the access request with the stored prefetch addresses.

25. (original) The system of claim 24 wherein the canceler further comprises: a cancel generator coupled to the matching circuit to generate a cancellation request to the prefetcher when the current prefetch address matches to the at least P of the stored prefetch addresses.

- 26. (original) The system of claim 24 wherein the matching circuit comprises: a plurality of comparators to compare the current prefetch address with each of the stored prefetch addresses.
- 27. (original) The system of claim 24 wherein the matching circuit comprises: a plurality of comparators to compare the current prefetch address with contents of the plurality of registers, the comparators generating comparison results.
- 28. (original) The system of claim 27 wherein the cancel generator comprises:
 a comparator combiner coupled to the comparators to combine the comparison results,
 the combined comparison results corresponding to the cancellation request.
- 29. (original) The system of claim 22 wherein the canceler comprises: a matching circuit having an argument register to store the current prefetch address for matching with entries of the CAM.
- 30. (original) The system of claim 29 wherein the canceler further comprises: a cancellation generator to generate a match indicator when the current prefetch address matches at least P of the entries, the match indicator corresponding to the cancellation request.